A Hybrid Element Method for Capacitance Extraction in Vlsi Layout Verification System
نویسنده
چکیده
In this paper we describe a hybrid element method which combines the boundary element method (BEM) and the finite element method (FEM) to calculate circuit models for layout dependent capacitances. The method can handle irregularities in the stratification of the layout of the integrated circuits (IC’s). We present a stand-alone extraction program which we developed for validation and testing purposes. We show that the hybrid method can be included in our VLSI layout verification package Space.
منابع مشابه
Boundary Element Methods for Capacitance and Substrate Resistance Calculations in a VLSI Layout Verification Package
In this paper we describe the application of the Boundary Element Method to the layout verification of VLSI Designs. We describe the methods for the calculation of interconnection capacitances and substrate resistances with the use of problem specific Green’s functions. Emphasis is on computational efficiency and practical accuracy. The methods are implemented in the layout extractor Space (van...
متن کاملBoundary Element Methods for 3D Capacitance and Substrate Resistance Calculations in Inhomogeneous Media in a VLSI Layout Verification Package
In this paper we describe the application of the Boundary Element Method to the layout verification of VLSI Designs. We describe the methods for the calculation of interconnection capacitances and substrate resistances with the use of problem specific Green’s functions. The derivation of these functions for multilayer structures is presented. Emphasis is on computational efficiency and practica...
متن کاملModeling and extraction of interconnect capacitances for multilayer VLSI circuits
We report an accurate and practical method of estimating interconnect capacitances for a given circuit layout. The method extraction of the complete circuit level capacitances at each node in the circuit. The layout geometry is reduced into base elements that consist of different vertical profiles at each node in the layout. Accurate analytical models are developed for calculating capacitances ...
متن کاملHierarchical extraction of 3D interconnect capacitances in large regular VLSI structures
For submicron integrated circuits, 3D numerical techniques are required to accurately compute the values of the interconnect capacitances. In this paper, we describe an hierarchical capacitance extraction method that efficiently extracts 3D interconnect capacitances of large regular layout structures such as RAMs and array multipliers. The method is based on a 3D capacitance extraction method t...
متن کاملFast Capacitance Extraction of Actual 3-D VLSI Interconnects Using Quasi-Multiple Medium Accelerated BEM
In this paper, a quasi-multiple medium (QMM) method based on the direct boundary element method (BEM) is presented to extract the capacitance of three-dimensional (3-D) very large scale integration interconnects with multiple dielectrics. QMM decomposes each dielectric layer into a few fictitious medium blocks, and generates an overall coefficient matrix with high sparsity. With the storage tec...
متن کامل